Home

[vc_row margin_top=”0″ padding_left=”44″ padding_right=”0″ bg_position=”top” bg_repeat=”repeat” bg_cover=”false” bg_attachment=”false” padding_top=”70″ padding_bottom=”80″ parallax_speed=”0.1″ margin_bottom=”80″][vc_column width=”1/1″ offset=”vc_col-lg-6 vc_col-md-12 vc_col-xs-12″][vc_empty_space height=”50px”][vc_column_text]

Axis Vision

[/vc_column_text][vc_empty_space height=”24px”][vc_column_text]The team at Axis Vision has extensive experience tackling FPGA design challenges for our customers. We can design and deliver world-class hardware, software, and system solutions to meet your mission-critical project needs. Our staff can handle stand-alone projects from start to finish, where we are wholly responsible for a design and implementation of a solution. We can also work as a trusted partner to supplement an existing development team.[/vc_column_text][vc_empty_space height=”34px”][/vc_column][vc_column width=”1/3″ offset=”vc_col-lg-6 vc_col-md-6 vc_hidden-md vc_hidden-sm vc_col-xs-12 vc_hidden-xs” animation=”fadeInRight”][vc_empty_space height=”30px”][vc_column_text css=”.vc_custom_1427776416807{margin-right: -240px !important;margin-left: -100px !important;}”]the7-large-laptop[/vc_column_text][vc_empty_space height=”50px”][/vc_column][/vc_row][vc_row padding_left=”44″ padding_right=”0″ bg_position=”top” bg_repeat=”repeat-y” bg_cover=”true” bg_attachment=”false” padding_top=”80″ padding_bottom=”40″ parallax_speed=”0.5″ margin_top=”-81″ type=”3″ margin_bottom=”0″ enable_parallax=”false”][vc_column width=”1/1″ offset=”vc_col-lg-12 vc_col-md-12 vc_col-xs-12″][vc_column_text]

Our Value to You

[/vc_column_text][vc_empty_space height=”30px”][vc_empty_space height=”40px”][vc_row_inner][vc_column_inner width=”1/3″][vc_empty_space height=”5px”][vc_column_text]

Our areas of expertise include the following

[/vc_column_text][vc_empty_space height=”26px”][dt_vc_list style=”1″ bullet_position=”top” dividers=”false”]

  • high speed memory interfaces
  • PCIe – Gen 1, Gen 2, Gen 3
  • Ethernet – 10/100/1G/10G
  • USB
  • High Speed Memory
  • Video processing
  • Embedded Systems – FPGA + SW
  • Advanced Algorithm Development
  • FAE list – add closing quotes on last bullet

[/dt_vc_list][vc_empty_space height=”50px”][/vc_column_inner][vc_column_inner width=”1/3″][vc_single_image image=”35330″ border_color=”grey” img_link_large=”” img_link_target=”_self” img_size=”300×300 “][vc_empty_space height=”30px”][/vc_column_inner][vc_column_inner width=”1/3″][vc_empty_space height=”5px”][vc_column_text]

Nobody calls an FAE when
things are going well!

[/vc_column_text][vc_empty_space height=”26px”][dt_vc_list style=”1″ bullet_position=”top” dividers=”false”]

  • Seen the mistakes
  • Seen the best practices
  • Know the common Gotchas
  • Know what works & what doesn’t
  • Developed “lessons learned

[/dt_vc_list][vc_empty_space height=”50px”][/vc_column_inner][/vc_row_inner][/vc_column][/vc_row][vc_row padding_left=”44″ padding_right=”0″ bg_position=”center” bg_repeat=”repeat” bg_cover=”false” bg_attachment=”false” margin_top=”80″ parallax_speed=”0.1″ margin_bottom=”80″][vc_column width=”1/1″ offset=”vc_col-lg-offset-0 vc_col-lg-12 vc_col-md-offset-0 vc_col-md-12 vc_col-sm-offset-0 vc_col-xs-12″][vc_column_text]

Testimonials

[/vc_column_text][vc_empty_space height=”24px”][dt_testimonials type=”masonry” padding=”10″ column_width=”300″ columns=”4″ loading_effect=”fade_in” number=”9″ orderby=”date” order=”desc” category=”testimonials-category-01,long”][vc_empty_space height=”40px”][vc_column_text css=”.vc_custom_1427695549808{padding-left: 10px !important;}”]

[dt_button size=”medium” style=”light” animation=”fadeIn” icon=”fa fa-comments” icon_align=”right” color=”” link=”http://axisvis.com/testimonials/” target_blank=”true”]More testimonials[/dt_button]

[/vc_column_text][/vc_column][/vc_row][vc_row full_width=”” margin_top=”0″ margin_bottom=”0″ padding_left=”0″ padding_right=”0″ type=”3″ bg_position=”center” bg_repeat=”repeat-y” bg_cover=”true” bg_attachment=”false” padding_top=”80″ padding_bottom=”35″ enable_parallax=”false” parallax_speed=”0.5″ bg_type=”no_bg” bg_grad=”background: -webkit-gradient(linear, left top, left bottom, color-stop(0%, #E3E3E3));background: -moz-linear-gradient(top,#E3E3E3 0%);background: -webkit-linear-gradient(top,#E3E3E3 0%);background: -o-linear-gradient(top,#E3E3E3 0%);background: -ms-linear-gradient(top,#E3E3E3 0%);background: linear-gradient(top,#E3E3E3 0%);” parallax_style=”vcpb-default” bg_image_repeat=”repeat” bg_image_size=”cover” bg_img_attach=”scroll” parallax_sense=”30″ animation_direction=”left-animation” animation_repeat=”repeat” video_opts=”” viewport_vdo=”off” enable_controls=”off” bg_override=”0″ parallax_content_sense=”30″ fadeout_start_effect=”30″ overlay_pattern_opacity=”80″ overlay_pattern_attachment=”fixed” multi_color_overlay=”” multi_color_overlay_opacity=”60″ seperator_type=”none_seperator” seperator_position=”top_seperator” seperator_shape_size=”40″ seperator_svg_height=”60″ seperator_shape_background=”#ffffff” seperator_shape_border=”none” seperator_shape_border_width=”1″ icon_type=”no_icon” icon_size=”32″ icon_style=”none” icon_color_border=”#333333″ icon_border_size=”1″ icon_border_radius=”500″ icon_border_spacing=”50″ img_width=”48″ ult_hide_row_large_screen=”off” ult_hide_row_desktop=”off” ult_hide_row_tablet=”off” ult_hide_row_tablet_small=”off” ult_hide_row_mobile=”off” ult_hide_row_mobile_large=”off”][vc_column width=”1/1″][vc_empty_space height=”10px”][vc_tabs interval=”0″ style=”tab-style-one”][vc_tab title=”FPGA Design” tab_id=”1427274080269-1″][dt_vc_list style=”1″ bullet_position=”top” dividers=”true”]

  • VHDL, Verilog, or SystemVerilog
  • FPGA vendor buses: Avalon, AXI
  • Embedded uP:  ARM, Nios, MicroBlaze
  • Linux BSP & software development
  • Cores:
    • PCIe
    • Ethernet
    • USB

[/dt_vc_list][/vc_tab][vc_tab title=”FPGA Verification” tab_id=”1427274080689-0″][dt_vc_list style=”1″ bullet_position=”top” dividers=”true”]

  • Test bench generation
  • Functional simulation and assertions
  • Code and functional coverage
  • Post-synthesis simulation
  • Script creation (tcl. perl, etc…)

[/dt_vc_list][/vc_tab][vc_tab title=”Tools supported” tab_id=”1427274202932-2-6″][dt_vc_list style=”1″ bullet_position=”top” dividers=”true”]

  • ModelSim (VHDL & Verilog)
  • Altera Quartus
  • Xilinx ISE and Vivado
  • MicroSemi Libero
  • added SystemVerilog to list for ModelSim

[/dt_vc_list][/vc_tab][/vc_tabs][/vc_column][/vc_row]